

AT-233-PIN

Digital Attenuator
30.0 dB, 4-Bit, TTL Driver, DC-2.0 GHz

Rev. V5

Features

- Attenuation: 2 dB Steps to 30 dB
- Temperature Stability: ± 0.18 dB from -55°C to $+85^{\circ}\text{C}$ Typical
- Low DC Power Consumption
- Hermetic Surface Mount Package
- Integral TTL Driver
- 50 Ohm Nominal Impedance
- Lead-Free CR-12 Package
- 260°C Reflow Compatible
- RoHS* Compliant

Description


M/A-COM's AT-233-PIN is a GaAs FET 4-Bit digital attenuator with a 2 dB minimum step size and 30 dB total attenuation. This attenuator and integral TTL driver is in a hermetically sealed ceramic 16-lead surface mount package. The AT-233-PIN is ideally suited for use where accuracy, fast switching, very low power consumption and low intermodulation products are required. Typical applications include dynamic range setting in precision receiver circuits and other gain/leveling control circuits. Environmental screening is available. Contact the factory for information.

Ordering Information

Part Number	Package
AT-233-PIN	Bulk Packaging
MAAD-007228-0001TR	1000 piece reel
MAAD-007228-0001TB	Sample Test Board

Note: Reference Application Note M513 for reel size information.

Functional Schematic



Pin Configuration

Pin No.	Function	Pin No.	Function
1	RF1	9	NC
2	GND	10	+5V
3	GND	11	-5V
4	GND	12	C4
5	GND	13	C3
6	GND	14	C2
7	GND	15	C1
8	RF2	16	GND

The metal bottom of the case must be connected to RF and DC ground.

* Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.

Electrical Specifications: $T_A = 25^\circ\text{C}^1$

Parameter	Test Conditions	Frequency	Units	Min	Typ	Max
Reference Insertion Loss	—	DC - 0.5 GHz DC - 1.0 GHz DC - 2.0 GHz	dB dB dB	— — —	— — —	2.3 2.65 2.8
Attenuation Accuracy ²	Any Single Bit Any Combination of Bits	DC - 1.0 GHz DC - 2.0 GHz DC - 1.0 GHz DC - 2.0 GHz		$\pm (0.2 + 3\% \text{ of attenuation setting in dB})$ dB $\pm (0.2 + 3\% \text{ of attenuation setting in dB})$ dB or ± 0.45 dB, whichever is greater $\pm (0.20 + 3\% \text{ of attenuation setting in dB})$ dB $\pm (0.25 + 4\% \text{ of attenuation setting in dB})$ dB or ± 0.45 dB, whichever is greater		
VSWR	—	DC - 2.0 GHz	Ratio	—	—	1.7:1
Trise, Tfall	10% to 90%	—	ns	—	10	—
Ton, Toff	50% Control to 90/10% RF	—	ns	—	30	—
Transients	In-Band (peak-peak)	—	mV	—	35	—
1 dB Compression ³	Input Power	0.05 GHz 0.5 - 2.0 GHz	dBm dBm	— —	+20 +28	— —
Input IP3 ³	For two tone input power Up to +5 dBm	0.05 GHz 0.5 - 2.0 GHz	dBm dBm	— —	+40 +50	— —
Input IP2 ³	For two-tone input power Up to +5 dBm	0.05 GHz 0.5 - 2.0 GHz	dBm dBm	— —	+45 +68	— —
V_{CC}	—	—	V	4.5	5.0	5.5
V_{EE}	—	—	V	-8.0	—	-5.0
I_{CC}	$V_{CC} = 4.5$ to 5.5 V $V_{ctl} = 0$ to 0.8 V, or $V_{CC} - 2.1$ V to V_{CC}	—	mA	—	—	4.0
I_{EE}	$V_{EE} = -5.0$ to -8.0 V	—	mA	—	—	1.0
V_{ctl}	Logic 0 (TTL) Logic 1 (TTL)	— —	V V	0.0 2.0	— —	0.8 5.0
Input Leakage Current (Low) Input Leakage Current (High)	0 to 0.8V 2.0 to 5.0V	— —	μA μA	— —	— —	1.0 1.0

1. All specifications apply when operated with bias voltages of +5V for V_{CC} and -5.0V to -8.0V for V_{EE} , and 50 Ohm impedance at all ports unless otherwise specified.
2. This attenuator is guaranteed monotonic.
3. $V_{EE} = -5$ V for the typical numbers given.

Absolute Maximum Ratings ^{4,5}

Parameter	Absolute Maximum
Max Input Power 0.5 GHz 0.5 - 2.0 GHz	+27 dBm +34 dBm
V_{CC}	$-0.5V \leq V_{CC} \leq +7.0V$
V_{EE}	$-8.5V \leq V_{EE} \leq +0.5V$
$V_{CC} - V_{EE}$	$-0.5V \leq V_{CC} - V_{EE} \leq 14.5V$
V_{in}^6	$-0.5V \leq V_{in} \leq V_{CC} + 0.5V$
Operating Temperature	$-55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

- Exceeding any one or combination of these limits may cause permanent damage to this device.
- M/A-COM does not recommend sustained operation near these survivability limits.
- Standard CMOS TTL interface, latch-up will occur if logic signal is applied prior to power supply.

Handling Procedures


Please observe the following precautions to avoid damage:

Static Sensitivity


Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices.

Typical Performance Curves

Ref. Insertion Loss vs. Frequency



Recommended PCB Configuration




Truth Table (Digital Attenuator)

Control Inputs				
C4	C3	C2	C1	Attenuation
0	0	0	0	Reference
0	0	0	1	2 dB
0	0	1	0	4 dB
0	1	0	0	8 dB
1	0	0	0	16 dB
1	1	1	1	30 dB

0 = TTL Low; 1 = TTL High

VSWR vs. Frequency




AT-233-PIN

Digital Attenuator
30.0 dB, 4-Bit, TTL Driver, DC-2.0 GHz


Rev. V5

Typical Performance Curves

Attenuation Accuracy vs. Frequency



Lead-Free CR-12 Ceramic Package†



† Reference Application Note M538 for lead-free solder reflow recommendations.